Bug 3330 - Expose Floating Point Register to ISA{Arch}
Summary: Expose Floating Point Register to ISA{Arch}
Status: ASSIGNED
Alias: None
Product: frysk
Classification: Unclassified
Component: general (show other bugs)
Version: unspecified
: P2 normal
Target Milestone: ---
Assignee: Yao Qi
URL:
Keywords:
Depends on:
Blocks: 2243
  Show dependency tree / graph
 
Reported: 2006-10-10 18:58 UTC by Phil Muldoon
Modified: 2006-10-31 16:48 UTC (History)
4 users (show)

See Also:
Host:
Target:
Build:
Last reconfirmed:

Attachments
Add an attachment (proposed patch, testcase, etc.)

Note You need to log in before you can comment on or make changes to this bug.
Description Phil Muldoon 2006-10-10 18:58:10 UTC 
It appears this is somewhat done in IA32, but not (as far as a I can see in PPC*
or in x86_64). Floating point registers are needed in core files for
processes/threads that have performed floating point operations.
Comment 1 Yao Qi 2006-10-13 04:12:02 UTC 
Enable FPR access on PPC64, but I do not provide an FP iterator for other part
of frysk, such as fcore.

2006-10-13  Yao Qi  <qiyaoltc@cn.ibm.com>

        * funit-ppc64-regs.S: Set FPRs for the check in TestRegs.

2006-10-13  Yao Qi  <qiyaoltc@cn.ibm.com>

        * IsaPPC.java: New class PPCFPRegister.

        * IsaPPC64.java: Setup Register object for FPRs.
        * LinuxPPC32On64.java: Likewise.

        * TestRegs.java: Check FPR value.