This is the mail archive of the
glibc-cvs@sourceware.org
mailing list for the glibc project.
GNU C Library master sources branch master updated. glibc-2.23-200-g2e2d979
- From: hjl at sourceware dot org
- To: glibc-cvs at sourceware dot org
- Date: 15 Apr 2016 12:38:29 -0000
- Subject: GNU C Library master sources branch master updated. glibc-2.23-200-g2e2d979
This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project "GNU C Library master sources".
The branch, master has been updated
via 2e2d9796daba2776e661c5a9e570370b6bcb5aec (commit)
from 155bc2a502b8a455952dec4c7ae72b64eb41d8d1 (commit)
Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.
- Log -----------------------------------------------------------------
http://sourceware.org/git/gitweb.cgi?p=glibc.git;a=commitdiff;h=2e2d9796daba2776e661c5a9e570370b6bcb5aec
commit 2e2d9796daba2776e661c5a9e570370b6bcb5aec
Author: H.J. Lu <hjl.tools@gmail.com>
Date: Fri Apr 15 05:22:53 2016 -0700
Detect Intel Goldmont and Airmont processors
Updated from the model numbers of Goldmont and Airmont processors in
Intel64 And IA-32 Processor Architectures Software Developer's Manual
Volume 3 Revision 058.
* sysdeps/x86/cpu-features.c (init_cpu_features): Detect Intel
Goldmont and Airmont processors.
diff --git a/ChangeLog b/ChangeLog
index 44deb0f..0b0b5e2 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,3 +1,8 @@
+2016-04-15 H.J. Lu <hongjiu.lu@intel.com>
+
+ * sysdeps/x86/cpu-features.c (init_cpu_features): Detect Intel
+ Goldmont and Airmont processors.
+
2016-04-15 Wilco Dijkstra <wdijkstr@arm.com>
* string/string.h: Use __GNUC_PREREQ(3,4) for bits/string2.h.
diff --git a/sysdeps/x86/cpu-features.c b/sysdeps/x86/cpu-features.c
index 963b845..a5fa81f 100644
--- a/sysdeps/x86/cpu-features.c
+++ b/sysdeps/x86/cpu-features.c
@@ -140,6 +140,14 @@ init_cpu_features (struct cpu_features *cpu_features)
cpu_features->feature[index_arch_Prefer_No_VZEROUPPER]
|= bit_arch_Prefer_No_VZEROUPPER;
+ case 0x5c:
+ case 0x5f:
+ /* Unaligned load versions are faster than SSSE3
+ on Goldmont. */
+
+ case 0x4c:
+ /* Airmont is a die shrink of Silvermont. */
+
case 0x37:
case 0x4a:
case 0x4d:
-----------------------------------------------------------------------
Summary of changes:
ChangeLog | 5 +++++
sysdeps/x86/cpu-features.c | 8 ++++++++
2 files changed, 13 insertions(+), 0 deletions(-)
hooks/post-receive
--
GNU C Library master sources