This is the mail archive of the
gdb-patches@sourceware.org
mailing list for the GDB project.
Re: [PATCH] %g0 on sparc should always be available
- From: Pedro Alves <pedro at codesourcery dot com>
- To: gdb-patches at sourceware dot org
- Cc: Mark Kettenis <mark dot kettenis at xs4all dot nl>
- Date: Sun, 22 May 2011 12:17:12 +0100
- Subject: Re: [PATCH] %g0 on sparc should always be available
- References: <201105211919.p4LJJn5Z013541@glazunov.sibelius.xs4all.nl>
On Saturday 21 May 2011 20:19:49, Mark Kettenis wrote:
> Many RISC CPUs have a register that's hardwired to 0. Typically GDB
> code uses regcache_raw_supply(..., ..., NULL) to "transfer" the value
> of such a register. However these days, that marks the register as
> unavailable. This diff fixes that for %g0 on SPARC.
>
> Committed as obvious.
Thanks! The <unavailable> stuff is going into 7.3 as well. Want
to put the patch there too?
(I see alpha-tdep.c needs the same treatment for ALPHA_ZERO_REGNUM.)
--
Pedro Alves