This is the mail archive of the crossgcc@sourceware.org mailing list for the crossgcc project.
See the CrossGCC FAQ for lots more information.
| Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
|---|---|---|
| Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
| Other format: | [Raw text] | |
-----BEGIN PGP SIGNED MESSAGE----- Hash: SHA1 Michael K. Edwards schreef: > (Added kenge-users@ertos.nicta.com.au in hope of obtaining comments on > TLS/NPTL from someone who knows more than I do about context switching > on the ARM. Sending again with a revised subject.) > > On 12/5/06, Lennert Buytenhek <buytenh@wantstofly.org> wrote: >> No, it doesn't, it's a vanilla xscale v2 based CPU. > > Are you using a particular CPU tuning? I am working with (and tuning > for) an ARM926EJ-S, and will need to choose a tuning for an IXP425 > soon. You need at least armv5t for EABI, right? If you apply http://www.openembedded.org/repo/org.openembedded.dev/packages/gcc/gcc-4.1.1/unbreak-armv4t.patch to gcc 4.1.1 it magically support EABI on armv4t as well. The only (possibly eabi related) bug I have reported for OE built software on armv4t/eabi is http://bugs.openembedded.org/show_bug.cgi?id=1616 regards, Koen -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.5 (Darwin) iD8DBQFFfRdaMkyGM64RGpERAsJuAKCmqTNQqKGX5fMRsqSZOagdq+SDMQCeOE/R P2DOHzYAOazNFjmKtzpEQ3Q= =Sk8m -----END PGP SIGNATURE----- -- For unsubscribe information see http://sourceware.org/lists.html#faq
| Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
|---|---|---|
| Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |