This is the mail archive of the crossgcc@sources.redhat.com mailing list for the crossgcc project.

See the CrossGCC FAQ for lots more information.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: ARM -mcpu=arm720t not producing ldrh/strh insns

From: Richard Earnshaw <rearnsha at arm dot com>
To: Michael Elwood <mkelwood at qsicorp dot com>, gcc-patches at gcc dot gnu dot org
Cc: crossgcc at sources dot redhat dot com, Richard dot Earnshaw at arm dot com
Date: Thu, 25 Sep 2003 09:55:57 +0100
Subject: Re: ARM -mcpu=arm720t not producing ldrh/strh insns
Organization: ARM Ltd.
Reply-to: Richard dot Earnshaw at arm dot com

> A quick question for those who know:
> 
> I'm using arm-elf-gcc 3.3.1 to target an ARM720T cpu, and noticed that 
> the compiler doesn't produce halfword load/stores (ldrh/strh) when 
> -mcpu=arm720t is specified (it produces two byte load/stores instead). 
> Specifying -mcpu=arm7tdmi produces the correct instructions. Since the 
> cpu core in an ARM720T is actually an ARM7TDMI, why doesn't the 
> -mcpu=arm720t produce the correct instructions here?
> 

Fixed (on trunk) with:

2003-09-25  Richard Earnshaw  <rearnsha@arm.com>

	* arm.c (all_cores): arm710t, arm720t and arm740t are all based on the
	arm7tdmi core.

Attachment: arm720t.patch
Description: arm720t.patch

------
Want more information?  See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/
Want to unsubscribe? Send a note to crossgcc-unsubscribe@sources.redhat.com

References:
- ARM -mcpu=arm720t not producing ldrh/strh insns
  - From: Michael Elwood

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]