This is the mail archive of the crossgcc@sources.redhat.com mailing list for the crossgcc project.

See the CrossGCC FAQ for lots more information.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]

Re: gcc compile


In message <01012211514701.02376@lab04>, Jens-Christian Lache writes:
>Unfortunately the ARM simulator does not support the several CPU modes, that
>the ARM7TDMI has. I made a software trap using "swi", and the pc was set
>correctly to 0x8. It did also execute the jump instruction from this place
>leading to my own swi handler. But when leaving it, returning to the
>code containing the swi, the mode was still 0x10, which is not supervisor
>mode. 

Can you give a concrete example of the code that you think is going wrong?  
The simulator certainly does support different modes - all ARM processors have 
these, not just ARM7TDMI.

p.



------
Want more information?  See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/
Want to unsubscribe? Send a note to crossgcc-unsubscribe@sourceware.cygnus.com


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]