This is the mail archive of the crossgcc@sourceware.cygnus.com mailing list for the crossgcc project.
See the CrossGCC FAQ for lots more infromation.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
On 11 May 2000, at 20:14, Art Berggreen wrote: > Noah Aklilu wrote: > > > > On 11 May 2000, at 17:46, Art Berggreen wrote: > > > > > > > > Not sure why your monitor didn't disassemble it, but my books indicate > > > that 0x4a89 is a TST.L A1 instruction. This would be consistant with > > > the instructions surrounding it. > > > > > > Art > > > > This concerns me, because the microprocessor is the one that > > would issue the illegal instruction exception not the monitor, so the > > microprocessor itself doesn't recognize the instruction. > > The 68306 datasheet indicates that it supports this instruction. Are > you sure that the CPU is taking an exception on these instructions? The > 68000 cores do have some alignment restrictions. > > Art Would you expand on that, I am not sure what you mean. Noah Aklilu MSc Graduate Student Dept of Electrical and Computer Engineering ------ Want more information? See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/ Want to unsubscribe? Send a note to crossgcc-unsubscribe@sourceware.cygnus.com
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |