This is the mail archive of the binutils@sourceware.org mailing list for the binutils project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

RE: [PATH] AMD MWAITX enablement


64 bit version is provided for backward compatibility and upper 32 bits of RAX,RCX and RBX registers are not consumed by the 
MWAITX instruction. Only lower 32 bits of RAX,RCX,RBX (I,e EAX,ECX and EBX) are consumed. Documentation is in progress 
and on completion it will be released to the public.

-----Original Message-----
From: Jan Beulich [mailto:JBeulich@suse.com] 
Sent: Monday, June 08, 2015 12:35 PM
To: Pawar, Amit
Cc: binutils@sourceware.org
Subject: RE: [PATH] AMD MWAITX enablement

>>> On 08.06.15 at 08:15, <Amit.Pawar@amd.com> wrote:
> Third operand has been added to MWAITX instruction.

Thanks. And just to double check - in 64-bit mode it is RBX that matters, not EBX (i.e. the upper 32 bits are not being ignored)?
(I suppose you realize that it's kind of difficult to review such a change without there being public documentation for these new
instructions.)

Jan


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]