This is the mail archive of the
binutils@sources.redhat.com
mailing list for the binutils project.
Re: adding support for a new processor variant
- From: vikas kesarwani <vikaskesarwani at yahoo dot com>
- To: ica2_ts at csv dot ica dot uni-stuttgart dot de, binutils at sources dot redhat dot com
- Date: Mon, 13 Oct 2003 07:36:00 -0700 (PDT)
- Subject: Re: adding support for a new processor variant
Does that mean that i need to define a new ISA for
such an architecture?
-----Original Message-----
Thiemo Seufer wrote:
>vikas kesarwani wrote:
>> Hi,
>> I wish to add support to a new mips variant to have
my assembler and
>> linker working for it. It is basically similar to
MIPS32 with 2
>> additional instructions.
>
>Add those two to mips-opc.c.
>
>> For
>> better memory architecture I want to have some
extra
>> sections too.
>
>Should be already possible with the ELF linker.
>
>> The support I want is similar to like
>> giving option as -mcpu=mycpu. I looked into the
binutils2.13.1 code
>> for mips but could not relate as to where does the
assembler
>> differentiates between the opcodes for different
cpu.
>
>Look for OPCODE_IS_MEMBER.
>
>
>Thiemo
>
__________________________________
Do you Yahoo!?
The New Yahoo! Shopping - with improved product search
http://shopping.yahoo.com