This is the mail archive of the
binutils-cvs@sourceware.org
mailing list for the binutils project.
[binutils-gdb] Fix incorrect register mask.
- From: Cary Coutant <ccoutant at sourceware dot org>
- To: bfd-cvs at sourceware dot org
- Date: 26 Sep 2017 14:33:14 -0000
- Subject: [binutils-gdb] Fix incorrect register mask.
https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=00956d3a8ab1b56fcdf63aee4ed5c5a1d46a7a48
commit 00956d3a8ab1b56fcdf63aee4ed5c5a1d46a7a48
Author: Cary Coutant <ccoutant@gmail.com>
Date: Tue Sep 26 07:33:04 2017 -0700
Fix incorrect register mask.
PR gold/22213
* sparc.cc (Target_sparc): Fix incorrect register mask.
Diff:
---
gold/ChangeLog | 5 +++++
gold/sparc.cc | 2 +-
2 files changed, 6 insertions(+), 1 deletion(-)
diff --git a/gold/ChangeLog b/gold/ChangeLog
index 0ac7e9e..697a40a 100644
--- a/gold/ChangeLog
+++ b/gold/ChangeLog
@@ -1,3 +1,8 @@
+2017-09-26 Cary Coutant <ccoutant@gmail.com>
+
+ PR gold/22213
+ * sparc.cc (Target_sparc): Fix incorrect register mask.
+
2017-09-22 Jim Wilson <jim.wilson@linaro.org>
* aarch64.cc (Target_aarch64::aarch64_info): Set
diff --git a/gold/sparc.cc b/gold/sparc.cc
index 54c7c33..965d993 100644
--- a/gold/sparc.cc
+++ b/gold/sparc.cc
@@ -4164,7 +4164,7 @@ Target_sparc<size, big_endian>::Relocate::relax_call(
if (op3 != 0x3d)
{
// First check RS1
- reg = (delay_insn >> 14) & 0x15;
+ reg = (delay_insn >> 14) & 0x1f;
if (reg == 15)
return;