This is the mail archive of the libc-alpha@sourceware.org mailing list for the glibc project.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Other format: | [Raw text] |
2015-06-04 17:27 GMT+03:00 Andrew Senkevich <andrew.n.senkevich@gmail.com>: > Hi, > > this patch adds vector implementations of pow for x86_64 and tests. > > 2015-06-04 Andrew Senkevich <andrew.senkevich@intel.com> > > * bits/libm-simd-decl-stubs.h: Added stubs for pow. > * math/bits/mathcalls.h: Added pow declaration with __MATHCALL_VEC. > * math/test-double-vlen2.h: Added macro. > * math/test-double-vlen4.h: Likewise. > * math/test-double-vlen8.h: Likewise. > * sysdeps/unix/sysv/linux/x86_64/libmvec.abilist: New versions added. > * sysdeps/x86/fpu/bits/math-vector.h: SIMD declaration for pow. > * sysdeps/x86_64/fpu/Makefile (libmvec-support): Added new files. > * sysdeps/x86_64/fpu/Versions: New versions added. > * sysdeps/x86_64/fpu/libm-test-ulps: Regenerated. > * sysdeps/x86_64/fpu/multiarch/Makefile (libmvec-sysdep_routines): Added > build of SSE, AVX2 and AVX512 IFUNC versions. > * sysdeps/x86_64/fpu/svml_d_wrapper_impl.h: Added 2 argument wrappers. > * sysdeps/x86_64/fpu/multiarch/svml_d_pow2_core.S: New file. > * sysdeps/x86_64/fpu/multiarch/svml_d_pow2_core_sse4.S: New file. > * sysdeps/x86_64/fpu/multiarch/svml_d_pow4_core.S: New file. > * sysdeps/x86_64/fpu/multiarch/svml_d_pow4_core_avx2.S: New file. > * sysdeps/x86_64/fpu/multiarch/svml_d_pow8_core.S: New file. > * sysdeps/x86_64/fpu/multiarch/svml_d_pow8_core_avx512.S: New file. > * sysdeps/x86_64/fpu/svml_d_pow2_core.S: New file. > * sysdeps/x86_64/fpu/svml_d_pow4_core.S: New file. > * sysdeps/x86_64/fpu/svml_d_pow4_core_avx.S: New file. > * sysdeps/x86_64/fpu/svml_d_pow8_core.S: New file. > * sysdeps/x86_64/fpu/svml_d_pow_data.S: New file. > * sysdeps/x86_64/fpu/svml_d_pow_data.h: New file. > * sysdeps/x86_64/fpu/test-double-vlen2-wrappers.c: Added > vector pow test. > * sysdeps/x86_64/fpu/test-double-vlen2.c: Likewise. > * sysdeps/x86_64/fpu/test-double-vlen4-avx2-wrappers.c: Likewise. > * sysdeps/x86_64/fpu/test-double-vlen4-avx2.c: Likewise. > * sysdeps/x86_64/fpu/test-double-vlen4-wrappers.c: Likewise. > * sysdeps/x86_64/fpu/test-double-vlen4.c: Likewise. > * sysdeps/x86_64/fpu/test-double-vlen8-wrappers.c: Likewise. > * sysdeps/x86_64/fpu/test-double-vlen8.c: Likewise. Attached version updated according last changes. Is it ok? * bits/libm-simd-decl-stubs.h: Added stubs for pow. * math/bits/mathcalls.h: Added pow declaration with __MATHCALL_VEC. * sysdeps/unix/sysv/linux/x86_64/libmvec.abilist: New versions added. * sysdeps/x86/fpu/bits/math-vector.h: Added SIMD declaration and asm redirections for pow. * sysdeps/x86_64/fpu/Makefile (libmvec-support): Added new files. * sysdeps/x86_64/fpu/Versions: New versions added. * sysdeps/x86_64/fpu/libm-test-ulps: Regenerated. * sysdeps/x86_64/fpu/multiarch/Makefile (libmvec-sysdep_routines): Added build of SSE, AVX2 and AVX512 IFUNC versions. * sysdeps/x86_64/fpu/svml_d_wrapper_impl.h: Added 2 argument wrappers. * sysdeps/x86_64/fpu/multiarch/svml_d_pow2_core.S: New file. * sysdeps/x86_64/fpu/multiarch/svml_d_pow2_core_sse4.S: New file. * sysdeps/x86_64/fpu/multiarch/svml_d_pow4_core.S: New file. * sysdeps/x86_64/fpu/multiarch/svml_d_pow4_core_avx2.S: New file. * sysdeps/x86_64/fpu/multiarch/svml_d_pow8_core.S: New file. * sysdeps/x86_64/fpu/multiarch/svml_d_pow8_core_avx512.S: New file. * sysdeps/x86_64/fpu/svml_d_pow2_core.S: New file. * sysdeps/x86_64/fpu/svml_d_pow4_core.S: New file. * sysdeps/x86_64/fpu/svml_d_pow4_core_avx.S: New file. * sysdeps/x86_64/fpu/svml_d_pow8_core.S: New file. * sysdeps/x86_64/fpu/svml_d_pow_data.S: New file. * sysdeps/x86_64/fpu/svml_d_pow_data.h: New file. * sysdeps/x86_64/fpu/test-double-vlen2-wrappers.c: Added vector pow test. * sysdeps/x86_64/fpu/test-double-vlen2.c: Likewise. * sysdeps/x86_64/fpu/test-double-vlen4-avx2-wrappers.c: Likewise. * sysdeps/x86_64/fpu/test-double-vlen4-avx2.c: Likewise. * sysdeps/x86_64/fpu/test-double-vlen4-wrappers.c: Likewise. * sysdeps/x86_64/fpu/test-double-vlen4.c: Likewise. * sysdeps/x86_64/fpu/test-double-vlen8-wrappers.c: Likewise. * sysdeps/x86_64/fpu/test-double-vlen8.c: Likewise. * NEWS: Mention addition of x86_64 vector pow. -- WBR, Andrew
Attachment:
0011-x86-64-vector-pow-and-tests.patch
Description: Binary data
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |