This is the mail archive of the
libc-alpha@sourceware.org
mailing list for the glibc project.
Re: [PATCH resend] MIPS: Allow FPU emulator to use non-stack area.
- From: Andrew Pinski <pinskia at gmail dot com>
- To: Rich Felker <dalias at libc dot org>
- Cc: David Daney <ddaney at caviumnetworks dot com>, Andy Lutomirski <luto at amacapital dot net>, David Daney <ddaney dot cavm at gmail dot com>, GNU C Library <libc-alpha at sourceware dot org>, LKML <linux-kernel at vger dot kernel dot org>, linux-mips at linux-mips dot org, David Daney <david dot daney at cavium dot com>
- Date: Mon, 6 Oct 2014 17:28:02 -0700
- Subject: Re: [PATCH resend] MIPS: Allow FPU emulator to use non-stack area.
- Authentication-results: sourceware.org; auth=none
- References: <1412627010-4311-1-git-send-email-ddaney dot cavm at gmail dot com> <20141006205459 dot GZ23797 at brightrain dot aerifal dot cx> <5433071B dot 4050606 at caviumnetworks dot com> <20141006213101 dot GA23797 at brightrain dot aerifal dot cx> <54330D79 dot 80102 at caviumnetworks dot com> <20141006215813 dot GB23797 at brightrain dot aerifal dot cx> <543327E7 dot 4020608 at amacapital dot net> <54332A64 dot 5020605 at caviumnetworks dot com> <20141007000514 dot GD23797 at brightrain dot aerifal dot cx> <CA+=Sn1nR2ugXUf=V9F9O6VLAP1d6WhBDioZzu0G05-8z6KMMuA at mail dot gmail dot com> <20141007002147 dot GE23797 at brightrain dot aerifal dot cx>
On Mon, Oct 6, 2014 at 5:21 PM, Rich Felker <dalias@libc.org> wrote:
> On Mon, Oct 06, 2014 at 05:11:38PM -0700, Andrew Pinski wrote:
>> On Mon, Oct 6, 2014 at 5:05 PM, Rich Felker <dalias@libc.org> wrote:
>> > On Mon, Oct 06, 2014 at 04:48:52PM -0700, David Daney wrote:
>> >> On 10/06/2014 04:38 PM, Andy Lutomirski wrote:
>> >> >On 10/06/2014 02:58 PM, Rich Felker wrote:
>> >> >>On Mon, Oct 06, 2014 at 02:45:29PM -0700, David Daney wrote:
>> >> [...]
>> >> >>This is a huge ill-designed mess.
>> >> >
>> >> >Amen.
>> >> >
>> >> >Can the kernel not just emulate the instructions directly?
>> >>
>> >> In theory it could, but since there can be implementation defined
>> >> instructions, there is no way to achieve full instruction set
>> >> coverage for all possible machines.
>> >
>> > Is the issue really implementation-defined instructions with delay
>> > slots? If so it sounds like a made-up issue. They're not going to
>> > occur in real binaries. Certainly a compiler is not going to generate
>> > implementation-defined instructions, and if you're writing the asm by
>> > hand, you just don't put floating point instructions in the delay
>> > slot.
>>
>> It is not the instruction with delay slot but rather the instruction
>> in the delay slot itself.
>
> An instruction in the delay slot for the instruction being emulated?
> How would that arise? Are there floating point instructions with delay
> slots?
Yes branches.