This is the mail archive of the
glibc-bugs@sourceware.org
mailing list for the glibc project.
[Bug math/18610] New: S390: fetestexcept() reports any exception if DXC-code contains a vector instruction exception.
- From: "stli at linux dot vnet.ibm.com" <sourceware-bugzilla at sourceware dot org>
- To: glibc-bugs at sourceware dot org
- Date: Mon, 29 Jun 2015 06:46:00 +0000
- Subject: [Bug math/18610] New: S390: fetestexcept() reports any exception if DXC-code contains a vector instruction exception.
- Auto-submitted: auto-generated
https://sourceware.org/bugzilla/show_bug.cgi?id=18610
Bug ID: 18610
Summary: S390: fetestexcept() reports any exception if DXC-code
contains a vector instruction exception.
Product: glibc
Version: unspecified
Status: NEW
Severity: normal
Priority: P2
Component: math
Assignee: unassigned at sourceware dot org
Reporter: stli at linux dot vnet.ibm.com
Target Milestone: ---
On s390, the DXC(data-exception-code)-byte in FPC(floating-point-control)-
register contains a code of the last occured exception.
If bits 6 and 7 of DXC-byte are zero, the bits 0-5 correspond to the
ieee-exception flag bits.
The current implementation always uses these bits as ieee-exception flag bits.
fetestexcept() reports any exception after the first usage of a
vector-instruction in a process, because it raises an "vector instruction
exception" with DXC-code 0xFE.
This is the same if the DXC-code contains other exception codes like
"DFP instruction" or "Compare-and-trap instruction".
--
You are receiving this mail because:
You are on the CC list for the bug.