This is the mail archive of the gdb-patches@sourceware.cygnus.com mailing list for the GDB project. See the GDB home page for more information.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Date: Wed, 14 Apr 1999 10:52:15 +0100 From: Richard Earnshaw <rearnsha@arm.com> A bit of history. SWI 24 was the breakpoint swi in RISC iX, which the kernel understood (in some way). I don't know if it was necessary to use exactly that SWI if you were using gdb or if the same effect could be achieved with other illegal instructions. Thanks for the info! A side-note, before ARM Architecture v4 many "undefined" instruction formats aren't guaranteed to take the undefined instruction trap. Also note that, in this respect, the ARM7TDMI is NOT fully ARM v4 compliant. I don't quite understand - I hope ARM7TDMI is guaranteed to take the trap, since Angel monitors are depending on that. I don't know if anyone cares about RISC iX support any more (though gcc still supports it). You'd be most likely to know if anyone would, methinks! Since we've adopted a policy of marking and ultimately deleting obsolete code in GDB, and RISC iX is one of the candidates, any information you could provide would be helpful. Do you know if anybody is using a RISC iX system nowadays, and if they would have any interest in a port of current GDB? Stan