This is the mail archive of the crossgcc@sourceware.org mailing list for the crossgcc project.
See the CrossGCC FAQ for lots more information.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
Other format: | [Raw text] |
The references Dave Korn showed, should tell this being the goal in Linux/MIPS, it behaving like Unix SVR4/MIPS and being compliant, compatible, conformant or something told with a fine word, with its SVR4 ABI. Please see :
http://www.caldera.com/developers/devspecs
and download that "MIPS® RISC Processor Supplement 3rd Edition" PDF document. I think it should tell those alignments to 64 k boundaries.
Didn't find this in my hard disks, being archived to CDs, so I reloaded it and found Acrobat Reader 7 not showing the page "3-24", maybe there were other problems too. The printed manual I had in a folder seemed to be ok. Must see if my archived 'mipsabi.pdf' copy is too...
------ Want more information? See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/ Want to unsubscribe? Send a note to crossgcc-unsubscribe@sources.redhat.com
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |