This is the mail archive of the crossgcc@sourceware.org mailing list for the crossgcc project.

See the CrossGCC FAQ for lots more information.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: ldrb vs ldrh in gcc-3.4.4 (ARM)


On Fri, 19 Aug 2005, Steven Scholz wrote:

CPU and Arch flags do have an effect on the instruction set available in GAS, though, so with bad settings you may end up with a toolchain not being able to compile (assemble) code written to control the cache.

So which settings would you suggest for an AT91RM9200 and i.MX, both arm920t.

As Richard pointed out, I raised this as potential general problem because the effects on GAS had not been discussed so far. In your specific case you're probably fine with the --with-cpu=arm9 setting. In contrast of your initial more subtle problem, the issue I mentioned has the advantage of giving a plain compile error so one would notice it.


Marius

--
Marius Groeger <mgroeger@sysgo.com>
SYSGO AG                      Embedded and Real-Time Software
Voice: +49 6136 9948 0                  FAX: +49 6136 9948 10
www.sysgo.com | www.elinos.com | www.osek.de | www.pikeos.com


------ Want more information? See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/ Want to unsubscribe? Send a note to crossgcc-unsubscribe@sources.redhat.com


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]