This is the mail archive of the crossgcc@sourceware.org mailing list for the crossgcc project.

See the CrossGCC FAQ for lots more information.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: ldrb vs ldrh in gcc-3.4.4 (ARM)

Marius Groeger wrote:

On Thu, 18 Aug 2005, Richard Earnshaw wrote:

It probably makes no difference in 3.4 and earlier.  It might have a
small effect in later versions, but gcc doesn't really understand caches
and their layout yet.


CPU and Arch flags do have an effect on the instruction set available in GAS, though, so with bad settings you may end up with a toolchain not being able to compile (assemble) code written to control the cache.

So which settings would you suggest for an AT91RM9200 and i.MX, both arm920t.

--
Steven

------
Want more information?  See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/
Want to unsubscribe? Send a note to crossgcc-unsubscribe@sources.redhat.com

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]