This is the mail archive of the crossgcc@sources.redhat.com mailing list for the crossgcc project.

See the CrossGCC FAQ for lots more information.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

ARM -mcpu=arm720t not producing ldrh/strh insns

From: Michael Elwood <mkelwood at qsicorp dot com>
To: crossgcc at sources dot redhat dot com
Date: Wed, 24 Sep 2003 11:36:21 -0600
Subject: ARM -mcpu=arm720t not producing ldrh/strh insns

A quick question for those who know:

I'm using arm-elf-gcc 3.3.1 to target an ARM720T cpu, and noticed that the compiler doesn't produce halfword load/stores (ldrh/strh) when -mcpu=arm720t is specified (it produces two byte load/stores instead). Specifying -mcpu=arm7tdmi produces the correct instructions. Since the cpu core in an ARM720T is actually an ARM7TDMI, why doesn't the -mcpu=arm720t produce the correct instructions here?

Thanks in advance.

MKE

------
Want more information?  See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/
Want to unsubscribe? Send a note to crossgcc-unsubscribe@sources.redhat.com

Follow-Ups:
- Re: ARM -mcpu=arm720t not producing ldrh/strh insns
  - From: Richard Earnshaw

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]