This is the mail archive of the crossgcc@sources.redhat.com mailing list for the crossgcc project.

See the CrossGCC FAQ for lots more information.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]

RE: gcc compile

To: 'Jens-Christian Lache' <lache at tu-harburg dot de>, 'Philip Blundell' <philb at gnu dot org>
Subject: RE: gcc compile
From: Yves Rutschle <y dot rutschle at indigovision dot com>
Date: Mon, 22 Jan 2001 11:38:39 -0000
Cc: "'crossgcc at sources dot redhat dot com'" <crossgcc at sources dot redhat dot com>
Encoding: 25 TEXT

> Unfortunately the ARM simulator does not support the several 
> CPU modes, that
> the ARM7TDMI has. I made a software trap using "swi", and the 
> pc was set
> correctly to 0x8. It did also execute the jump instruction 
> from this place
> leading to my own swi handler. But when leaving it, returning to the
> code containing the swi, the mode was still 0x10, which is 
> not supervisor
> mode. 


How do you return from your SWI handler? Don't forget
you have to make
	movs	pc, lr
to copy SPSR in CPSR at the same time you return, so
the mode gets changed.

CPU modes have been in existence since the very beginning
of the ARM cores, so I doubt it's not supported!

Cheers,
Yves



------
Want more information?  See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/
Want to unsubscribe? Send a note to crossgcc-unsubscribe@sourceware.cygnus.com

Follow-Ups:
- RE: gcc compile
  - From: Jens-Christian Lache
- RE: gcc compile
  - From: Jens-Christian Lache
- RE: gcc compile
  - From: Jens-Christian Lache

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]