This is the mail archive of the crossgcc@sources.redhat.com mailing list for the crossgcc project.
See the CrossGCC FAQ for lots more information.
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |
On Tue, Dec 05, 2000 at 10:10:02AM +0100, Julien Ducourthial wrote: > Unfortunately there is no such thing on PowerPC, even when set as non-cached and > guarded (the most conservative setting) you may get out of order accesses. Does this behaviour depend on the specific PPC CPU/MMU used? When working on MPC860, setting IO spaces to non-cache/guarded (that was the term I was looking for) worked fine without requiring eioio instructions throughout the code. I guess I should re-read that chapter in the manual next week ... cu Michael -- Michael Schwingen, Ahornstrasse 36, 52074 Aachen ------ Want more information? See the CrossGCC FAQ, http://www.objsw.com/CrossGCC/ Want to unsubscribe? Send a note to crossgcc-unsubscribe@sourceware.cygnus.com
Index Nav: | [Date Index] [Subject Index] [Author Index] [Thread Index] | |
---|---|---|
Message Nav: | [Date Prev] [Date Next] | [Thread Prev] [Thread Next] |