This is the mail archive of the
cgen@sourceware.org
mailing list for the CGEN project.
[commit] support for instruction with words > 32 bits
- From: Doug Evans <dje at sebabeach dot org>
- To: cgen at sourceware dot org
- Date: Sun, 22 Nov 2009 17:02:53 -0800 (PST)
- Subject: [commit] support for instruction with words > 32 bits
Hi. This patch adds beginnings for support for instructions with
words > 32 bits.
[e.g. for architectures where it's preferable to record insns in 64 bits ints]
2009-11-22 Doug Evans <dje@sebabeach.org>
* mach.scm (<derived-arch-data>): New member large-insn-word?.
(/adata-set-derived!): Set it.
(adata-large-insn-word?): New function.
* sim-arch.scm (/gen-cpuall-includes): Don't #include cgen-engine.h
here.
* sim-cpu.scm (cgen-cpu.h): #include it here.
(/gen-cpu-defines): Define CGEN_INSN_WORD.
(/gen-no-scache-semantic-fn): Use CGEN_INSN_WORD instead of
CGEN_INSN_INT.
* sim-decode.scm (/gen-idesc-decls): Ditto.
(/gen-extract-case, /gen-decode-fn): Ditto.
* sim-model.scm (/gen-model-insn-fn): Ditto.
* sim.scm (gen-argbuf-type): Ditto.