cgen archive
subject index for January - March, 2001

This is the mail archive of the cgen@sourceware.org mailing list for the CGEN project.

Indexes: [Date Index] [Subject Index] [Author Index] [Thread Index]
Site Nav: [Browse other archives for this mailing list]
[Browse other mailing lists at this site]
Search: Limit to:

[patch] cgen/i960, desc vs configure wrt PROFILE

[patch] Document of rtx (index-of ...) and (regno ...) rtx

[Patch] Emit error for undefined operands

[patch] i960-desc.c macros

[Patch] Improved gas testsuite generator

[Patch] Reduce warnings in cgen-*.in

[Patch] utils.scm clean-up

[RFA] Patch to sim*scm

[RFA]: sim-decode.scm

[Sim] Patch to sim/common/cgen.sh

Amusing bit of trivia

anonymous ifields

ATTENTION! Well-Paid Job in the Internet!

attributes for models

better handling of unknown operands

bit RTX

bits in registers

branch probability hinting

CGEN output files

Re: CGEN patch

cgen patch for MAX_OPERANDS > 128 : CGEN_SYNTAX_CHAR_TYPE

cgen-dis.in

Committed rtl.scm change

cpu directory

delay rtx question

derived operands

Email address change

emiting insn with changed value

Endianness and CGEN_INT_INSN_P

escaping in syntax strings

gas testsuite generator

gas/cgen.c patch for dwarf2 assembly-level debugging

generalizing the delay rtx function

hash function for assembly hash table

Re: Help!

How to handle MIPS-like general register 0?

Re: how to implement general macro-insn expansion?

HTML documentation

Re: Improving gas error messages

incorrect disassembly on vliw / little endian

insn decoding

insn decoding with msb0

INSN_MAX

Re: m68k cgen file

Machine setting on disassembly

make check-sim problems with fr30 and m32r

MLRISC project

OpenRISC CPU description

Patch for case of max operands > 127

Patch for cgen machine determination

Patch for parse error in operand scanning

Patch to add ifield number to cgen_operand (1/2)

Patch to insert_insn_normal comment

PATCH: add missing `return' to cgen_get_insn_value

Patch: make fixups use word_offset

PATCH: string-expansion macros

Re: PC in mid-pbb

pipeline description

Possible reloc patch (2/2)

PowerPC description

Problem when max operands > 127

Proposed doc changes regarding decode-assist

RFA: 64 bit reloc support for gas cgen targets.

RFA: Update copyright notices in generated files

simulation; vliw targets; writeback tracking bitstring overflow

underflow detection

Updated patch: rtl.scm & operand.scm

variable length insns

variable-length instruction words; bit numbering eureka


Indexes: [Date Index] [Subject Index] [Author Index] [Thread Index]
Site Nav: [Browse other archives for this mailing list]
[Browse other mailing lists at this site]
Search: Limit to:

Mail converted by MHonArc 2.4.7