This is the mail archive of the
binutils@sourceware.org
mailing list for the binutils project.
Re: [PATCH 4/6] Enable Intel VPCLMULQDQ instruction
- From: "H.J. Lu" <hjl dot tools at gmail dot com>
- To: "Tsimbalist, Igor V" <igor dot v dot tsimbalist at intel dot com>
- Cc: "binutils at sourceware dot org" <binutils at sourceware dot org>
- Date: Sun, 22 Oct 2017 05:22:49 -0700
- Subject: Re: [PATCH 4/6] Enable Intel VPCLMULQDQ instruction
- Authentication-results: sourceware.org; auth=none
- References: <D511F25789BA7F4EBA64C8A63891A00291F464C8@IRSMSX102.ger.corp.intel.com>
On Sat, Oct 21, 2017 at 2:21 AM, Tsimbalist, Igor V
<igor.v.tsimbalist@intel.com> wrote:
> Intel has disclosed a set of new instructions. The spec is
> https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf
Please put the above in your commit log. OK with this change.
Thanks.
H.J.
> gas/
>
> * config/tc-i386.c (cpu_arch): Add VPCLMULQDQ.
> * doc/c-i386.texi: Document VPCLMULQDQ.
> * testsuite/gas/i386/i386.exp: Run VPCLMULQDQ tests.
> * testsuite/gas/i386/avx512f_vpclmulqdq-intel.d: New test.
> * testsuite/gas/i386/avx512f_vpclmulqdq-wig.s: Ditto.
> * testsuite/gas/i386/avx512f_vpclmulqdq-wig1-intel.d: Ditto.
> * testsuite/gas/i386/avx512f_vpclmulqdq-wig1.d: Ditto.
> * testsuite/gas/i386/avx512f_vpclmulqdq.d: Ditto.
> * testsuite/gas/i386/avx512f_vpclmulqdq.s: Ditto.
> * testsuite/gas/i386/avx512vl_vpclmulqdq-intel.d: Ditto.
> * testsuite/gas/i386/avx512vl_vpclmulqdq-wig.s: Ditto.
> * testsuite/gas/i386/avx512vl_vpclmulqdq-wig1-intel.d: Ditto.
> * testsuite/gas/i386/avx512vl_vpclmulqdq-wig1.d: Ditto.
> * testsuite/gas/i386/avx512vl_vpclmulqdq.d: Ditto.
> * testsuite/gas/i386/avx512vl_vpclmulqdq.s: Ditto.
> * testsuite/gas/i386/vpclmulqdq-intel.d: Ditto.
> * testsuite/gas/i386/vpclmulqdq.d: Ditto.
> * testsuite/gas/i386/vpclmulqdq.s: Ditto.
> * testsuite/gas/i386/x86-64-avx512f_vpclmulqdq-intel.d: Ditto.
> * testsuite/gas/i386/x86-64-avx512f_vpclmulqdq-wig.s: Ditto.
> * testsuite/gas/i386/x86-64-avx512f_vpclmulqdq-wig1-intel.d: Ditto.
> * testsuite/gas/i386/x86-64-avx512f_vpclmulqdq-wig1.d: Ditto.
> * testsuite/gas/i386/x86-64-avx512f_vpclmulqdq.d: Ditto.
> * testsuite/gas/i386/x86-64-avx512f_vpclmulqdq.s: Ditto.
> * testsuite/gas/i386/x86-64-avx512vl_vpclmulqdq-intel.d: Ditto.
> * testsuite/gas/i386/x86-64-avx512vl_vpclmulqdq-wig.s: Ditto.
> * testsuite/gas/i386/x86-64-avx512vl_vpclmulqdq-wig1-intel.d: Ditto.
> * testsuite/gas/i386/x86-64-avx512vl_vpclmulqdq-wig1.d: Ditto.
> * testsuite/gas/i386/x86-64-avx512vl_vpclmulqdq.d: Ditto.
> * testsuite/gas/i386/x86-64-avx512vl_vpclmulqdq.s: Ditto.
> * testsuite/gas/i386/x86-64-vpclmulqdq-intel.d: Ditto.
> * testsuite/gas/i386/x86-64-vpclmulqdq.d: Ditto.
> * testsuite/gas/i386/x86-64-vpclmulqdq.s: Ditto.
>
> opcodes/
>
> * i386-dis.c (enum): Add PREFIX_EVEX_0F3A44.
> (enum): Remove VEX_LEN_0F3A44_P_2.
> (vex_len_table): Ditto.
> (enum): Remove VEX_W_0F3A44_P_2.
> (vew_w_table): Ditto.
> (prefix_table): Adjust instructions (see prefixes above).
> * i386-dis-evex.h (evex_table):
> Add new instructions (see prefixes above).
> * i386-gen.c (cpu_flag_init): Add VPCLMULQDQ.
> (bitfield_cpu_flags): Ditto.
> * i386-opc.h (enum): Ditto.
> (i386_cpu_flags): Ditto.
> (CpuUnused): Comment out to avoid zero-width field problem.
> * i386-opc.tbl (vpclmulqdq): New instruction.
> * i386-init.h: Regenerate.
> * i386-tbl.h: Ditto.
>
> Ok for master?
>
--
H.J.