This is the mail archive of the
binutils@sourceware.org
mailing list for the binutils project.
[Patch Gas AArch64] Add support for Cortex-A35
- From: James Greenhalgh <james dot greenhalgh at arm dot com>
- To: binutils at sourceware dot org
- Cc: richard dot earnshaw at arm dot com, marcus dot shawcroft at arm dot com
- Date: Wed, 11 Nov 2015 16:07:27 +0000
- Subject: [Patch Gas AArch64] Add support for Cortex-A35
- Authentication-results: sourceware.org; auth=none
Hi,
This patch adds support to the AArch64 back-end for the Cortex-A35
processor, as recently announced by ARM. The ARM Cortex-A35 provides
full support for the ARMv8-A architecture, including the CRC extension,
with optional Advanced-SIMD and Floating-Point support. We therefore set
feature flags for this CPU to AARCH64_ARCH_V8 and AARCH64_FEATURE_CRC, in
the same fashion as Cortex-A53 and Cortex-A57.
Tested in a cross environment for AArch64 with no issues.
OK? If so, please apply it on my behalf as I don't have write permissions
over here.
Thanks,
James
---
2015-11-11 James Greenhalgh <james.greenhalgh@arm.com>
* config/tc-aarch64.c (aarch64_cpus): Add cortex-a35.
* doc/c-aarch64.texi (-mcpu=): Likewise.
diff --git a/gas/config/tc-aarch64.c b/gas/config/tc-aarch64.c
index b45aac8..e854b96 100644
--- a/gas/config/tc-aarch64.c
+++ b/gas/config/tc-aarch64.c
@@ -7676,6 +7676,8 @@ struct aarch64_cpu_option_table
recognized by GCC. */
static const struct aarch64_cpu_option_table aarch64_cpus[] = {
{"all", AARCH64_ANY, NULL},
+ {"cortex-a35", AARCH64_FEATURE (AARCH64_ARCH_V8,
+ AARCH64_FEATURE_CRC), "Cortex-A35"},
{"cortex-a53", AARCH64_FEATURE (AARCH64_ARCH_V8,
AARCH64_FEATURE_CRC), "Cortex-A53"},
{"cortex-a57", AARCH64_FEATURE (AARCH64_ARCH_V8,
diff --git a/gas/doc/c-aarch64.texi b/gas/doc/c-aarch64.texi
index e3ca09d..e7e6ba4 100644
--- a/gas/doc/c-aarch64.texi
+++ b/gas/doc/c-aarch64.texi
@@ -55,6 +55,7 @@ file in ELF32 and ELF64 format respectively. The default is @code{lp64}.
This option specifies the target processor. The assembler will issue an error
message if an attempt is made to assemble an instruction which will not execute
on the target processor. The following processor names are recognized:
+@code{cortex-a35},
@code{cortex-a53},
@code{cortex-a57},
@code{cortex-a72},