This is the mail archive of the
binutils@sourceware.org
mailing list for the binutils project.
Re: [PATCH] add znver1 processor.
- From: "Jan Beulich" <JBeulich at suse dot com>
- To: "Ganesh Gopalasubramanian" <Ganesh dot Gopalasubramanian at amd dot com>
- Cc: "H.J. Lu (hjl dot tools at gmail dot com)" <hjl dot tools at gmail dot com>, "binutils at sourceware dot org" <binutils at sourceware dot org>
- Date: Thu, 19 Mar 2015 10:04:18 +0000
- Subject: Re: [PATCH] add znver1 processor.
- Authentication-results: sourceware.org; auth=none
- References: <EB4625145972F94C9680D8CADD65161578F54FA4 at SATLEXDAG02 dot amd dot com>
>>> On 10.03.15 at 08:49, <Ganesh.Gopalasubramanian@amd.com> wrote:
> Attached patch adds the following.
> * New AMD znver1 processor. The architecture has the below features
> * TBM, FMA4, XOP, LWP: ISAs are not supported.
> * SMAP, RDSEED, SHA, XSAVEC, XSAVES, CLFLUSHOPT, ADCX: ISAs are supported.
> * New CLZERO instruction support.
> * clzero has opcode "0F 01 FC".
> * clzero gets enabled with CPUID, 8000_0008, EBX[0] =1.
> * clzero instruction zero's out the 64 byte cache line specified in rax.
> Bits 5:0 of rAX are ignored
Is there _any_ public documentation available for this new processor
model?
Jan