This is the mail archive of the
mailing list for the binutils project.
Re: [PATCH] arm: allow SIMD instructions to be used without VFP support enabled
- From: Richard Earnshaw <rearnsha at arm dot com>
- To: Jan Beulich <JBeulich at suse dot com>
- Cc: "paul at codesourcery dot com" <paul at codesourcery dot com>, "nickc at redhat dot com" <nickc at redhat dot com>, "binutils at sourceware dot org" <binutils at sourceware dot org>
- Date: Tue, 09 Apr 2013 11:55:21 +0100
- Subject: Re: [PATCH] arm: allow SIMD instructions to be used without VFP support enabled
- References: <5162F06D02000078000CB5DC at nat28 dot tlf dot novell dot com> <5162E529 dot 1080404 at arm dot com> <5163028802000078000CB67A at nat28 dot tlf dot novell dot com> <5162F0E9 dot 3070109 at arm dot com> <5163D96602000078000CB96D at nat28 dot tlf dot novell dot com> <5163D21D dot 6020600 at arm dot com> <5163F5D902000078000CBAA0 at nat28 dot tlf dot novell dot com>
On 09/04/13 10:04, Jan Beulich wrote:
On 09.04.13 at 10:32, Richard Earnshaw <firstname.lastname@example.org> wrote:
On 09/04/13 08:03, Jan Beulich wrote:
The only thing that's useful to think about is what is permitted by the
architecture. The architecture only permits INT_NEON + FP_NEON + FP, FP
(in various guises) and INT_NEON. It doesn't make sense to me to allow
other random permutations. Ergo
should give INT_NEON in the terminology above.
Mind pointing me to where this is stated? As said, the FPSID and
MVFRx register descriptions in the v7-A and v7-R edition of the
ARM Architecture Reference Manual don't say anything to that
effect according to my reading.
Table A2-4 in the RevC ARMv7-A+R ARM ARM Gives the list of permitted
combinations of Neon and FP units.