This is the mail archive of the
binutils-cvs@sourceware.org
mailing list for the binutils project.
gdb and binutils branch master updated. a715796ba188e7ca9eac6e613439b63fe50a677d
- From: xguo at sourceware dot org
- To: binutils-cvs at sourceware dot org
- Date: 21 Nov 2014 03:41:14 -0000
- Subject: gdb and binutils branch master updated. a715796ba188e7ca9eac6e613439b63fe50a677d
This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project "gdb and binutils".
The branch, master has been updated
via a715796ba188e7ca9eac6e613439b63fe50a677d (commit)
from 45e44d277a1b558bb77ea0a1962172a06be26594 (commit)
Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.
- Log -----------------------------------------------------------------
https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=a715796ba188e7ca9eac6e613439b63fe50a677d
commit a715796ba188e7ca9eac6e613439b63fe50a677d
Author: Terry Guo <terry.guo@arm.com>
Date: Fri Nov 21 11:31:37 2014 +0800
Support ARM Cortex-M7
include/ChangeLog:
2014-11-21 Terry Guo <terry.guo@arm.com>
* opcode/arm.h (FPU_VFP_EXT_ARMV8xD): New macro.
(FPU_VFP_V5D16): Likewise.
(FPU_VFP_V5_SP_D16): Likewise.
(FPU_ARCH_VFP_V5D16): Likewise.
(FPU_ARCH_VFP_V5_SP_D16): Likewise.
bfd/ChangeLog:
2014-11-21 Terry Guo <terry.guo@arm.com>
* elf32-arm.c (elf32_arm_merge_eabi_attributes): Support FPv5.
binutils/ChangeLog:
2014-11-21 Terry Guo <terry.guo@arm.com>
* readelf.c (arm_attr_tag_FP_arch): Extended to support FPv5.
gas/ChangeLog:
2014-11-21 Terry Guo <terry.guo@arm.com>
* config/tc-arm.c (fpu_vfp_ext_armv8xd): New.
(arm_cpus): Support cortex-m7.
(arm_fpus): Support fpv5-sp-d16 and fpv5-d16.
(do_vfp_nsyn_cvt_fpv8): Generate error when use D register for S
register only target like FPv5-SP-D16.
(do_neon_cvttb_1): Likewise.
(do_vfp_nsyn_fpv8): Likewise.
(do_vrint_1): Likewise.
(aeabi_set_public_attributes): Set proper FP arch for FPv5.
* doc/c-arm.texi: Document new cpu and fpu names for cortex-m7.
gas/testsuite/ChangeLog:
2014-11-21 Terry Guo <terry.guo@arm.com>
* gas/arm/armv7e-m+fpv5-d16.s: New.
* gas/arm/armv7e-m+fpv5-d16.d: Likewise.
* gas/arm/armv7e-m+fpv5-sp-d16.s: Likewise.
* gas/arm/armv7e-m+fpv5-sp-d16.d: Likewise.
ld/testsuite/ChangeLog:
2014-11-21 Terry Guo <terry.guo@arm.com>
* ld-arm/attr-merge-vfp-4-sp.s: New test source file.
* ld-arm/attr-merge-vfp-5-sp.s: Likewise.
* ld-arm/attr-merge-vfp-5.s: Likewise.
* ld-arm/attr-merge-vfp-8.d: New test.
* ld-arm/attr-merge-vfp-8r.d: Likewise.
* ld-arm/attr-merge-vfp-9.d: Likewise.
* ld-arm/attr-merge-vfp-9r.d: Likewise.
* ld-arm/attr-merge-vfp-10.d: Likewise.
* ld-arm/attr-merge-vfp-10r.d: Likewise.
* ld-arm/attr-merge-vfp-11.d: Likewise.
* ld-arm/attr-merge-vfp-11r.d: Likewise.
* ld-arm/attr-merge-vfp-12.d: Likewise.
* ld-arm/attr-merge-vfp-12r.d: Likewise.
* ld-arm/attr-merge-vfp-13.d: Likewise.
* ld-arm/attr-merge-vfp-13r.d: Likewise.
* ld-arm/attr-merge-vfp-14.d: Likewise.
* ld-arm/attr-merge-vfp-14r.d: Likewise.
* ld-arm/arm-elf.exp: Run the new tests.
-----------------------------------------------------------------------
Summary of changes:
bfd/ChangeLog | 4 ++
bfd/elf32-arm.c | 5 +-
binutils/ChangeLog | 4 ++
binutils/readelf.c | 2 +-
gas/ChangeLog | 13 ++++++
gas/config/tc-arm.c | 44 +++++++++++++++++--
gas/doc/c-arm.texi | 3 +
gas/testsuite/ChangeLog | 7 +++
gas/testsuite/gas/arm/armv7e-m+fpv5-d16.d | 60 ++++++++++++++++++++++++++
gas/testsuite/gas/arm/armv7e-m+fpv5-d16.s | 60 ++++++++++++++++++++++++++
gas/testsuite/gas/arm/armv7e-m+fpv5-sp-d16.d | 28 ++++++++++++
gas/testsuite/gas/arm/armv7e-m+fpv5-sp-d16.s | 29 ++++++++++++
include/ChangeLog | 8 +++
include/opcode/arm.h | 9 +++-
ld/testsuite/ChangeLog | 21 +++++++++
ld/testsuite/ld-arm/arm-elf.exp | 14 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-10.d | 14 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-10r.d | 14 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-11.d | 13 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-11r.d | 13 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-12.d | 14 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-12r.d | 14 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-13.d | 14 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-13r.d | 14 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-14.d | 14 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-14r.d | 14 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-4-sp.s | 2 +
ld/testsuite/ld-arm/attr-merge-vfp-5-sp.s | 2 +
ld/testsuite/ld-arm/attr-merge-vfp-5.s | 2 +
ld/testsuite/ld-arm/attr-merge-vfp-8.d | 14 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-8r.d | 14 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-9.d | 14 ++++++
ld/testsuite/ld-arm/attr-merge-vfp-9r.d | 14 ++++++
33 files changed, 502 insertions(+), 9 deletions(-)
create mode 100644 gas/testsuite/gas/arm/armv7e-m+fpv5-d16.d
create mode 100644 gas/testsuite/gas/arm/armv7e-m+fpv5-d16.s
create mode 100644 gas/testsuite/gas/arm/armv7e-m+fpv5-sp-d16.d
create mode 100644 gas/testsuite/gas/arm/armv7e-m+fpv5-sp-d16.s
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-10.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-10r.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-11.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-11r.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-12.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-12r.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-13.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-13r.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-14.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-14r.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-4-sp.s
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-5-sp.s
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-5.s
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-8.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-8r.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-9.d
create mode 100644 ld/testsuite/ld-arm/attr-merge-vfp-9r.d
hooks/post-receive
--
gdb and binutils