This is the mail archive of the binutils-cvs@sourceware.org mailing list for the binutils project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

src include/opcode/ChangeLog include/opcode/ia ...


CVSROOT:	/cvs/src
Module name:	src
Changes by:	hjl@sourceware.org	2012-09-04 13:52:07

Modified files:
	include/opcode : ChangeLog ia64.h 
	opcodes        : ChangeLog ia64-asmtab.c ia64-asmtab.h 
	                 ia64-gen.c ia64-ic.tbl ia64-opc-i.c 
	                 ia64-opc-m.c ia64-opc.h ia64-raw.tbl 
	                 ia64-waw.tbl 
	bfd            : ChangeLog cpu-ia64-opc.c 
	gas            : ChangeLog 
	gas/config     : tc-ia64.c 
	gas/testsuite  : ChangeLog 
	gas/testsuite/gas/ia64: ia64.exp opc-i.d opc-m.d 
Added files:
	gas/testsuite/gas/ia64: psn.d psn.s 

Log message:
	Add Intel Itanium Series 9500 support
	
	bfd/
	
	2012-09-04  Sergey A. Guriev <sergey.a.guriev@intel.com>
	
	* cpu-ia64-opc.c (ins_cnt6a): New function.
	(ext_cnt6a): Ditto.
	(ins_strd5b): Ditto.
	(ext_strd5b): Ditto.
	(elf64_ia64_operands): Add new operand types.
	
	gas/
	
	2012-09-04  Sergey A. Guriev  <sergey.a.guriev@intel.com>
	
	* config/tc-ia64.c (reg_symbol): Add a new register.
	(indirect_reg): Ditto.
	(pseudo_func): Add new symbolic constants.
	(operand_match): Add new operand types recognition.
	(operand_insn): Add new register recognition.
	(md_begin): Add new register definition.
	(specify_resource): Add new register recognition.
	
	gas/testsuite/
	
	2012-09-04  Sergey A. Guriev  <sergey.a.guriev@intel.com>
	
	* gas/testsuite/gas/ia64/psn.d: New file.
	* gas/testsuite/gas/ia64/psn.s: New file.
	* gas/testsuite/gas/ia64/ia64.exp: Add new testcase.
	* gas/testsuite/gas/ia64/opc-i.d: Fixed failing tests.
	* gas/testsuite/gas/ia64/opc-m.d: Ditto.
	
	include/opcode/
	
	2012-09-04  Sergey A. Guriev <sergey.a.guriev@intel.com>
	
	* ia64.h (ia64_opnd): Add new operand types.
	
	opcodes/
	
	2012-09-04  Sergey A. Guriev <sergey.a.guriev@intel.com>
	
	* ia64-asmtab.h (completer_index): Extend bitfield to full uint.
	* ia64-gen.c: Promote completer index type to longlong.
	(irf_operand): Add new register recognition.
	(in_iclass_mov_x): Add an entry for the new mov_* instruction type.
	(lookup_specifier): Add new resource recognition.
	(insert_bit_table_ent): Relax abort condition according to the
	changed completer index type.
	(print_dis_table): Fix printf format for completer index.
	* ia64-ic.tbl: Add a new instruction class.
	* ia64-opc-i.c (ia64_opcodes_i): Define new I-instructions.
	* ia64-opc-m.c (ia64_opcodes_m): Define new M-instructions.
	* ia64-opc.h: Define short names for new operand types.
	* ia64-raw.tbl: Add new RAW resource for DAHR register.
	* ia64-waw.tbl: Add new WAW resource for DAHR register.
	* ia64-asmtab.c: Regenerate.

Patches:
http://sourceware.org/cgi-bin/cvsweb.cgi/src/include/opcode/ChangeLog.diff?cvsroot=src&r1=1.470&r2=1.471
http://sourceware.org/cgi-bin/cvsweb.cgi/src/include/opcode/ia64.h.diff?cvsroot=src&r1=1.13&r2=1.14
http://sourceware.org/cgi-bin/cvsweb.cgi/src/opcodes/ChangeLog.diff?cvsroot=src&r1=1.1872&r2=1.1873
http://sourceware.org/cgi-bin/cvsweb.cgi/src/opcodes/ia64-asmtab.c.diff?cvsroot=src&r1=1.30&r2=1.31
http://sourceware.org/cgi-bin/cvsweb.cgi/src/opcodes/ia64-asmtab.h.diff?cvsroot=src&r1=1.6&r2=1.7
http://sourceware.org/cgi-bin/cvsweb.cgi/src/opcodes/ia64-gen.c.diff?cvsroot=src&r1=1.30&r2=1.31
http://sourceware.org/cgi-bin/cvsweb.cgi/src/opcodes/ia64-ic.tbl.diff?cvsroot=src&r1=1.12&r2=1.13
http://sourceware.org/cgi-bin/cvsweb.cgi/src/opcodes/ia64-opc-i.c.diff?cvsroot=src&r1=1.10&r2=1.11
http://sourceware.org/cgi-bin/cvsweb.cgi/src/opcodes/ia64-opc-m.c.diff?cvsroot=src&r1=1.11&r2=1.12
http://sourceware.org/cgi-bin/cvsweb.cgi/src/opcodes/ia64-opc.h.diff?cvsroot=src&r1=1.8&r2=1.9
http://sourceware.org/cgi-bin/cvsweb.cgi/src/opcodes/ia64-raw.tbl.diff?cvsroot=src&r1=1.6&r2=1.7
http://sourceware.org/cgi-bin/cvsweb.cgi/src/opcodes/ia64-waw.tbl.diff?cvsroot=src&r1=1.6&r2=1.7
http://sourceware.org/cgi-bin/cvsweb.cgi/src/bfd/ChangeLog.diff?cvsroot=src&r1=1.5798&r2=1.5799
http://sourceware.org/cgi-bin/cvsweb.cgi/src/bfd/cpu-ia64-opc.c.diff?cvsroot=src&r1=1.17&r2=1.18
http://sourceware.org/cgi-bin/cvsweb.cgi/src/gas/ChangeLog.diff?cvsroot=src&r1=1.4818&r2=1.4819
http://sourceware.org/cgi-bin/cvsweb.cgi/src/gas/config/tc-ia64.c.diff?cvsroot=src&r1=1.219&r2=1.220
http://sourceware.org/cgi-bin/cvsweb.cgi/src/gas/testsuite/ChangeLog.diff?cvsroot=src&r1=1.2109&r2=1.2110
http://sourceware.org/cgi-bin/cvsweb.cgi/src/gas/testsuite/gas/ia64/psn.d.diff?cvsroot=src&r1=NONE&r2=1.1
http://sourceware.org/cgi-bin/cvsweb.cgi/src/gas/testsuite/gas/ia64/psn.s.diff?cvsroot=src&r1=NONE&r2=1.1
http://sourceware.org/cgi-bin/cvsweb.cgi/src/gas/testsuite/gas/ia64/ia64.exp.diff?cvsroot=src&r1=1.44&r2=1.45
http://sourceware.org/cgi-bin/cvsweb.cgi/src/gas/testsuite/gas/ia64/opc-i.d.diff?cvsroot=src&r1=1.9&r2=1.10
http://sourceware.org/cgi-bin/cvsweb.cgi/src/gas/testsuite/gas/ia64/opc-m.d.diff?cvsroot=src&r1=1.7&r2=1.8


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]